## Notice of References Cited Application/Control No. 09/773,623 Examiner Russell Frejd Applicant(s)/Patent Under Reexamination KUZUMA ET AL. Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,715,170	02-1998	Nakamori, Tutomu	703/19
	В	US-5,452,224	09-1995	Smith et al.	716/19
	O	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	ı	US-	,		J 740.4
	J	US-			
	к	US-		·	
	L	US-			
	М	US-		·	

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	D					
	R					
	S					
	Τ					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	LI et al., T. Layout Extraction and Verification Methodology CMOS I/O Circuits, Proceedings of the 35th Annual Conference on Design Automation, May 1998, pages 291-6.
	>	
	>	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.